



REPORT OF TEST COVERAGE OF GENERATED SVF FILES

February 8, 2022

Programmiersysteme für die
Mikroelektronik GmbH
Südwestpark 100
D-90449 Nürnberg

Phone: +49 (0) 911-25 26 65-0
Fax: +49 (0) 911-25 26 65-66
Mail: info@promik.com
Web: <http://www.promik.com>



Certified according to:

- ISO 9001
- ISO 14001

© ProMik GmbH, All rights reserved

Contents

1	JTAG device: MX6RT1170	3
1.1	Pin overview	3
1.2	Net overview	3
1.3	Connected components overview	3
1.4	Pie chart of test coverage	5



By this document it will be confirmed that the following JTAG devices, the listed pins, nets and included components are being affected by the previously generated SVF files which could be played by a programmer of ProMik GmbH in separate way by using the SVF Player software for determining mismatches at the boundary scan chain

1 JTAG device: MX6RT1170

The previously generated SVF files are covering for the JTGA device MX6RT1170 totally 24 different pins, 24 different nets and 37 different connected components

1.1 Pin overview

All covered pins							
A2	A3	A4	B15	B16	B2	B3	B4
D10	E10	F16	F17	F2	H14	H2	J1
M16	N17	P16	P6	T7	T8		

1.2 Net overview

All covered nets	
Blue_PWM_1_Main_Schematic	Blue_PWM_2_Main_Schematic
BOOT_MODE_0_Main_Schematic/Main_MCU/Main_MCU-GPIO	BOOT_MODE_1_Main_Schematic/Main_MCU
CapSense_UART_TX_Main_Schematic	FES_Push_Detect_Main_Schematic
FES_Rotation_2_Main_Schematic	FlexSPI_D2_A_Main_Schematic
FlexSPI_SS0_Main_Schematic	Green_PWM_1_Main_Schematic
Green_PWM_3_Main_Schematic	LCD_PWM_Main_Schematic
MIPI_RESET	Red_PWM_1_Main_Schematic
Red_PWM_3_Main_Schematic	VDc_Dc_Value_Main_Schematic

1.3 Connected components overview

All covered components



R1100	R1101	R1106	R1109	R1113	R300
R302	R401	R402	R404	R616	R623
R809	R810	R811	R812	R813	R814
R816	R817	R827	R900	TP1112	TP610
TP827	TP828	TP829	TP830	TP831	TP832
TP834	TP835				



1.4 Pie chart of test coverage




Figure 1: The complete test coverage overview for device: MX6RT1170

